# LOGIC DEVICE LOGIC MODULES
## HAVING IMPROVED ARITHMETIC CIRCUITRY

## Background of the Invention

[0001]     This invention relates to logic devices such

5      as programmable logic devices ("PLDs"), and more

particularly to the logic modules used in such devices.

[0002]     Logic devices typically include many

instances (replications) of basic circuitry called a

logic module.  Because this basic circuit unit is

10     replicated so many times on a logic device, it is very

important for it to be both powerful and efficient.  By

"powerful" it is meant that the logic module is capable

of as many different, commonly needed tasks as is

reasonably possible.  By "efficient" it is meant that

15     the logic module does not include more circuit elements

than necessary, that it is not characterized by any

more signal propagation delay than necessary, etc.

[0003]     A typical logic module is capable of

providing a primary output signal that is any logical

20     function of a predetermined number of primary input

signals to the logic module.  For example, it is very

common for a logic module to have four primary input

signals.  It is also frequently desirable for a logic
module to be able to perform one digit or bit of binary
addition (or subtraction) and one digit or bit of
binary multiplication.  (For ease of reference herein,

5   "addition" will generally be understood to also include
subtraction.)  Parallel addition or multiplication of
several digits or bits of binary data is typically what
is desired, so several logic modules are typically
involved.  To help support such parallel arithmetic

10  operations, carry connections may be provided between
logic modules.  In other words, in addition to its
primary inputs and its primary output, a logic module
may have a carry in input that comes substantially
directly from another adjacent or nearby logic module,

15  and a carry out output that goes substantially directly
to yet another adjacent or nearby logic module.  In the
case of addition, for example, a logic module receives
two addend signals via two of its primary inputs; it
receives a carry in signal (from the logic module

20  performing the next-less-significant digit position of
the addition) via its carry in input; it produces a sum
out signal via its primary output; and it outputs a
carry out signal (for use by the logic module
performing the next-more-significant digit position of

25  the addition) via its carry out output.

[0004]    Logic module circuitry is needed for
efficiently augmenting the basic combinational logic
capability of a logic module with arithmetic capability
(e.g., the handling of a carry in input, the production

30  of a carry out output, and the performance of one digit
or bit of an arithmetic operation such as addition or
multiplication).

## Summary of the Invention

[0005]    Logic module circuitry having both combinational logic and arithmetic capabilities in accordance with the invention includes combinational logic circuitry having at least first, second, and third stages, and EXCLUSIVE OR ("XOR") circuitry interposed between two of the stages or between the third stage and an output of the combinational logic circuitry.  The XOR circuitry can logically combine a carry in signal with at least one combinational signal in the combinational logic circuitry.  This allows the primary output signal of the logic module to be either (1) a logical function of primary inputs to the logic module, or (2) the arithmetic sum of the carry in signal and at least some of the primary inputs (or signals derived from at least some of the primary inputs).  For example, the sum out signal may be the arithmetic sum of the carry in signal and two of the primary inputs (for addition), or the sum of the carry in signal, the product of two primary inputs, and a third primary input (for multiplication).  The logic module circuitry also preferably includes circuitry for producing a carry out signal from the carry in signal and combinational signals in the combinational logic circuitry.

[0006]    A method of operating combinational logic having at least first, second, and third stages includes, in accordance with the invention, using XOR circuitry that is connected between two of the stages or between the third stage and an output of the combinational logic circuitry to logically combine a carry in signal with at least one combinational signal produced by the combinational logic.

[0007]    Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.

5    Brief Description of the Drawings

[0008]    FIG. 1 is a simplified schematic block diagram of an illustrative embodiment of logic module circuitry in accordance with the invention.

[0009]    FIG. 2 is a more detailed, but still
10    simplified depiction of what is shown in FIG. 1.

[0010]    FIG. 3 is a simplified schematic block diagram of an alternative embodiment of logic module circuitry of the general type shown in FIGS. 1 and 2 in accordance with the invention.

15    [0011]    FIG. 4 is a simplified schematic block diagram showing an illustrative embodiment of use of circuitry of the type shown in any of FIGS. 1-3 with other circuit components in accordance with the invention.

20    [0012]    FIG. 5 is a simplified block diagram showing an illustrative embodiment of several instances of circuitry of the type shown in FIG. 4 together with still other circuit components in accordance with the invention.

25    [0013]    FIG. 6 is a simplified block diagram of an illustrative system employing circuitry in accordance with the invention.

[0014]    FIG. 7 is a schematic diagram of an illustrative embodiment of one component of logic
30    module circuitry in accordance with the invention.

Detailed Description

[0015]    The illustrative embodiment of logic module
circuitry 10 shown in FIG. 1 includes four-input look-
up table ("LUT") circuitry to which only a few elements
have been added to facilitate arithmetic operation.
The basic four-input LUT circuitry includes four two-
input LUTs 20-1 through 20-4, multiplexers 30-1 and 30-
2, and multiplexer 40.  This circuitry is four-stage
combinational logic circuitry, in which LUTs 20
constitute the first two stages, multiplexers 30
constitute the third stage, and multiplexer 40
constitutes the fourth stage.

[0016]    LUTs 20-1 through 20-4 include 16 bits of
programmable memory, distributed as four bits per LUT.
Each of LUTs 20 receives two of the four primary inputs
to the logic module.  In particular, each of LUTs 20
receives primary inputs $a$ and $b$.  The other two primary
inputs are $c$ and $d$.  Each of LUTs 20 uses inputs $a$ and
$b$ as address bits to select one of the four memory bits
of that LUT and to thereby cause the data value stored
in the selected memory bit to be output by that LUT.
Multiplexer ("MUX") 30-1 receives the outputs of LUTs
20-1 and 20-2 and selects one of those signals to be
its output based on the logic level of primary input $c$.
MUX 30-2 similarly receives the outputs of LUTs 20-3
and 20-4 and selects one of those signals to be its
output based on the logic level of $c$.  Ignoring
EXCLUSIVE OR ("XOR") gate 60 for the moment, MUX 40
receives the outputs of MUXs 30-1 and 30-2 and selects
one of those signals to be its output based on the
logic level of primary input $d$.

[0017]    Summarizing the foregoing (and continuing to
ignore all elements other than 20, 30, and 40), LUTs 20

make a first two levels of selection from 16 memory
bits down to eight, and from eight down to four, based
on primary inputs a and b. MUXs 30 make a third level
of selection from four down to two, based on primary
5    input c. MUX 40 makes a fourth and final level of
selection from two down to one based on primary input
d. By appropriately programming the 16 memory bits in
LUTs 20, logic module 10 can provide a primary output
signal Z1(a,b,c,d) which is any logical function of the
10   four primary inputs a-d.

[0018]    Arithmetic capability is added to logic
module 10 by including AND gate 50, programmable memory
bit 52, XOR gate 60, and MUX 70. A carry in signal cin
is applied to one input of AND gate 50. The output
15   signal of memory bit 52 is applied to the other input
of AND gate 50. If arithmetic operation is not
desired, memory bit 52 is programmed to output 0. This
keeps the output of AND gate 50 0. The output of AND
gate 50 is one input to XOR gate 60, the other input to
20   gate 60 being the output signal of MUX 30-1. As long
as the output of AND gate 50 is 0, XOR gate 60 passes
the output signal of MUX 30-1. This is appropriate for
use of logic module 10 for combinational logic (i.e.,
to produce Z1(a,b,c,d) as the primary output of the
25   logic module). On the other hand, if arithmetic
operation is desired, memory bit 52 is programmed
logic 1. This enables AND gate 50 to pass cin to the
associated input of XOR gate 60. The output signal of
MUX 30-1 now controls whether this cin signal is passed
30   on by XOR gate 60 to MUX 40. If the output signal of
MUX 30-1 (the signal p(a,b,c)) is logic 0, cin is
passed on (cin can, of course, be 1 or 0). On the
other hand, if the output signal of MUX 30-1 is 1, that

becomes the output signal of XOR gate 60, unless cin is
also 1, in which case the output signal of XOR gate 60
becomes logic 0.  In arithmetic mode, primary input d
is typically held at logic 0, so that the output of XOR

5   gate 60 is the output of MUX 40, and therefore the
sum(a,b,c,cin) output of the depicted logic module
circuitry 10.  (The notation "sum(a,b,c,cin)" does not
mean that this signal is the sum of four variables
(a, b, c, and cin), but only that this sum signal is a

10  function of these four inputs.  Various examples of
functions that this signal can be are described more
fully below.)

[0019]    Continuing with the description of the
arithmetic mode aspects of logic module 10, the output

15  signal of MUX 30-2 is applied to one selectable input
terminal of MUX 70, and cin is applied to the other
selectable input terminal of that MUX.  The output
signal of MUX 30-1 is the signal that controls the
selection made by MUX 70.  In particular, if p(a,b,c)

20  is logic 0, MUX 70 selects the output signal of MUX
30-2 (i.e., g(a,b,c)) to be the carry out signal cout.
On the other hand, if p(a,b,c) is logic 1, MUX 70
selects cin to be the cout signal.

[0020]    The circuitry of logic module 10 that has now

25  been described is capable, in arithmetic mode, of
several arithmetic operations.  These include one digit
or bit of binary addition, subtraction, or
multiplication.

[0021]    In general, the circuitry of logic module 10

30  is capable of performing one digit of addition on the
result of two independent functions f1(a,b,c) and
f2(a,b,c).  To perform addition of two values f1 and
f2, according to one embodiment, it is possible to

compute the two logic functions $p$ = f1 XOR f2, and $g$ =
f1 AND f2.  Then other logic circuitry can compute the
sum as sum = $p$ XOR cin, and cout = cin if $p$ = 1 or cout
= $g$ if $p$ = 0.

5    **[0022]**    It can be appreciated that the logic in logic
module 10 can be used to compute two arbitrary
functions of $\underline{a}$, $\underline{b}$, and $\underline{c}$, by using the top and bottom
pairs of modules 20-1/20-2 and multiplexer 30-1, and
modules 20-3/20-4 and multiplexer 30-2, respectively.

10   However, since the logic functions f1 and f2 are
defined by the user of the circuitry in advance of
programming the circuitry, it is also possible to
predetermine the functions $p$ = f1(a,b,c) XOR f2(a,b,c)
and $g$ = f1(a,b,c) AND f2(a,b,c), and to implement these

15   logic functions in the top and bottom parts of the
logic module, respectively.  Using this approach, the
arithmetic sum of f1 + f2 can then be computed using
XOR gate 60 and multiplexer 70.  This can be
illustrated using the examples below.

20   **[0023]**    In the case of binary addition, it is
possible to define f1(a,b,c) = $\underline{a}$ and f2(a,b,c) = $\underline{b}$.
Therefore, the $p$ function becomes p(a,b,c) = $\underline{a}$ XOR $\underline{b}$,
and the $g$ function becomes $\underline{a}$ AND $\underline{b}$.  The value of $\underline{c}$ is
immaterial and is held at a constant value, for example

25   0.  The value of $\underline{d}$ must be set to 0 to allow the sum to
be transmitted to the output.
**[0024]**    To recapitulate, for one digit of binary
addition the bits to be added are supplied via primary
inputs $\underline{a}$ and $\underline{b}$.  Primary inputs $\underline{c}$ and $\underline{d}$ are both held

30   at logic 0 (although primary input $\underline{c}$ is actually a
"don't care" input and could instead be logic 1, with
an appropriate shift in which of LUTs 20 are used).
LUT 20-1 is programmed to output the XOR of $\underline{a}$ and $\underline{b}$.

LUT 20-3 is programmed to output the AND of $\underline{a}$ and $\underline{b}$. Accordingly, sum(a,b,c,cin) is 1 if only one of $\underline{a}$, $\underline{b}$, and cin is 1, or if all of $\underline{a}$, $\underline{b}$, and cin are 1. Otherwise sum(a,b,c,cin) is 0. With regard to cout,

5    that signal is 1 only if two or three of $\underline{a}$, $\underline{b}$, and cin are 1. Otherwise cout is 0. For example, if neither of $\underline{a}$ and $\underline{b}$ is 1, p(a,b,c) is logic 0, and MUX 70 outputs g(a,b,c), which is also logic 0. The state of cin does not matter under these conditions of $\underline{a}$ and $\underline{b}$.

10   If one and only one of $\underline{a}$ and $\underline{b}$ is 1, p(a,b,c) is logic 1, which causes MUX 70 to output cin. Under these conditions, cout will be 0 if cin is 0, and cout will be 1 if cin is 1. If $\underline{a}$ and $\underline{b}$ are both 1, p(a,b,c) is logic 0, which causes MUX 70 to output g(a,b,c), which

15   will be logic 1.

[0025]    Subtraction is performed substantially like addition. It is assumed in this discussion that the subtraction is $\underline{a}$ minus $\underline{b}$, but it could $\underline{b}$ minus $\underline{a}$ if desired. Subtraction is performed by essentially

20   two's-complementing $\underline{b}$ for addition $\underline{a}$. Two's-complementing is conventional and involves inverting each bit of a number and adding 1 to the least significant bit of the result. Adding the two's complement of $\underline{b}$ to $\underline{a}$ is the same as subtracting $\underline{b}$ from

25   $\underline{a}$. To subtract $\underline{b}$ from $\underline{a}$, LUTs 20-1 and 20-3 are programmed to respond to $\underline{b}$ as though the bits of $\underline{b}$ have been inverted from the positive $\underline{b}$ value to be subtracted from $\underline{a}$. Also, cin to the logic module 10 performing the least significant bit position of the

30   arithmetic operation is forced to 1. (For addition (described earlier) this starting cin value is 0. See also the discussion of FIG. 5 below.) In all other

respects the circuitry of FIG. 1 operates exactly as in addition.

[0026]    Multiplication involves multiplying $\underline{a}$ and $\underline{b}$, and adding $\underline{c}$ and cin to the result to produce sum and cout signals. The value of $\underline{c}$ to be added is from another partial product (if any) or a summation from other partial products in the same bit position (same arithmetic significance). The sum out signal is $\underline{c}$ for addition to another partial product; or if there are no more partial products, then the sum out signal is one bit of the final product. The value of cin to be added is cout from the next-less-significant bit position of the partial product formation and accumulation operation being performed.

[0027]    To perform a multiplication, and considering first the sum-out-forming portion of that operation, LUT 20-1 is programmed to output the AND of $\underline{a}$ and $\underline{b}$, and LUT 20-2 is programmed to output the NAND of $\underline{a}$ and $\underline{b}$. Thus if $\underline{c}$ is 0, p(a,b,c) is the AND of $\underline{a}$ and $\underline{b}$; and if $\underline{c}$ is 1, p(a,b,c) is the NAND of $\underline{a}$ and $\underline{b}$. Therefore p(a,b,c) is 1 only if (1) $\underline{a}$ and $\underline{b}$ are both 1 and $\underline{c}$ is 0, or (2) at least one of $\underline{a}$ and $\underline{b}$ is 0, but $\underline{c}$ is 1. The sum(a,b,c,cin) signal will then be 1 only if one and only one of p(a,b,c) and cin is 1.

[0028]    Considering now the cout-forming portion of a multiplication operation, LUT 20-3 is programmed to output 0 for all values of $\underline{a}$ and $\underline{b}$, and LUT 20-4 is programmed to output the AND of $\underline{a}$ and $\underline{b}$. The circuitry thus provides a cout signal equal to 1 when any two or all three of (1) the product of $\underline{a}$ and $\underline{b}$, (2) $\underline{c}$, and (3) cin are 1. Otherwise the cout signal is 0.

[0029]    FIG. 2 shows a preferred circuit implementation of circuitry of the type shown in FIG.

1.  Elements 50 and 60 in FIG. 1 are implemented in
FIG. 2 by NAND gate 250, inverters 252 and 256, and
CMOS pass gates 254 and 258.  (Although FIG. 2 shows
only the active high control signal for each of CMOS

5   pass gates 254 and 258, those skilled in the art will
understand that each of these pass gates also requires
the complementary signal as a second control input.)
The logic is identical to what is shown in FIG. 1.  The
sizes of the transistors in the LUT multiplexing path

10  (i.e., the transistors in elements 254, 256, 258, 30-1,
and 30-2) can be adjusted to trade off the speed in
arithmetic mode vs. the speed in combinational logic
mode.  For example, the transistors in element 254 can
be increased in size to speed up the combinational

15  path.  Similarly, the transistors in elements 256 and
258 can be decreased in size to reduce the delay impact
on the combinational path.

[0030]    A possible disadvantage of circuitry
configured as shown in FIGS. 1 and 2 is that the signal

20  path from pins a, b, and c in the logic module go
through an additional pass transistor (element 254 in
FIG. 2) as compared to logic module circuitry that does
not implement arithmetic capability in this way.  This
possible drawback can be reduced to any degree desired

25  by pushing the XOR gate backwards in the logic module.
As it is pushed back, fewer inputs are affected by the
delay.  FIG. 3 shows a preferred example of this.  The
FIG. 3 circuitry has all the same arithmetic and
combinational logic capabilities as the circuitry of

30  FIGS. 1 and 2.

[0031]    In FIG. 3 the XOR gate and associated
circuitry (elements 350, 353, 354, and 356) are pushed
back one stage so that only a and b are affected by the

additional logic delay. In a typical implementation, this stage of logic module 10' is implemented using single-ended NMOS pass transistors (like elements 354b-c and 356b-c), in contrast to the full CMOS MUX (like

5 elements 254/258 in FIG. 2) used for the stages that process the $c$ and $d$ inputs. This means that the same number of pass transistors are required in FIGS. 2 and 3. In addition, the transistors in this stage can be smaller, so the total areas for the multiplexing is

10 reduced. However, an extra inverter is required, which adds some area. Also an additional 2:1 MUX 30-3 is required to generate the $p$ function for carry out multiplexer 70, which also adds area. Nevertheless, the area of the FIG. 3 embodiment can be approximately

15 the same as the area of logic modules that do not implement arithmetic capabilities in the same way, and the present circuitry is more powerful (e.g., it can perform multiplication as well as addition). Note also that the $c$-to-logic-module-output speed of the FIG. 3

20 circuitry is greater because $c$ does not go through any input multiplexer (as in some prior designs in which $c$ is muxed with cin) before being input to the logic module.

[0032] Another advantage of the present design is

25 the following. As shown in FIG. 4, it is typical to include in a logic module 10" a flip-flop 410 for registering the primary output signal (sum(a,b,c,cin) or Z1(a,b,c,d)) of the LUT circuitry if desired. Some prior logic module designs have a quick feedback

30 multiplexer to allow the flip-flop to drive a logic module input. This is naturally included as an extra input to the c/cin MUX (if there is such a MUX) to minimize hardware. Because the present invention does

not require a c/cin MUX, the quick feedback
multiplexer 430 can be assigned to any logic module
input pin.  If assigned to an input pin other than $c$,
this results in a lower delay from $c$ to output, giving
5   circuitry of this invention a lower delay for the $c$ to
output path.

[0033]    Element 420 in FIG. 4 is a conventional
multiplexer for allowing flip-flop 410 to be bypassed
if desired.

10   [0034]    Another possible advantage of the invention
is that it allows pins $a$, $b$, and $c$ to be used for
arithmetic functions.  Some prior designs allow only
pins $a$ and $b$ to be used.  Because pin $c$ is faster,
delays from logic module input to output can be faster
15   in arithmetic mode as compared to prior designs in
which only $a$ and $b$ can be used in arithmetic mode.

[0035]    Still another possible advantage of the
invention is the following.  Some prior designs use an
XOR gate on one of the $a$ or $b$ inputs to control whether
20   addition or subtraction is performed.  This slows down
every single connection that uses that pin, whether in
arithmetic or combinational logic mode.  The present
invention eliminates this, so any added delay of pins $a$
and $b$ is substantially compensated for by the
25   elimination of this XOR gate.

[0036]    The advantages described in the two preceding
paragraphs can be summarized and generalized by saying
that, with the invention, all of inputs $a$, $b$, and $c$ are
logically equivalent and permutable, so that a critical
30   input signal can be routed to any of these input
terminals.

[0037]    Finally, the present invention uses a
different connection of the cout multiplexer as

compared to some prior designs that use cin to control the selection made by the cout multiplexer. With the present invention the critical connection is from data in to out, as opposed to control to out as in some

5    prior designs. As a consequence, it is attractive to use an implementation of the carry out multiplexer 70 that maximizes the speed of the cin to cout path. An embodiment of such a multiplexer 70 is shown in FIG. 7. By using an inverter 710 with a virtual power supply

10   and ground 720 enabled by p, the cin to cout path can be made close to the speed of a single inverter. A lower speed path, enabled by the complement of p, and including an inverter 730 and CMOS pass gate 740, can be used for the g to cout path. The transistor

15   dimensions shown in FIG. 7 are only illustrative and for approximate ratios only.

[0038]    FIG. 5 shows an illustrative embodiment of circuitry 510 including multiple logic modules 10"-1 through 10"-n in accordance with the invention.

20   Circuitry 510 can be a programmable logic device ("PLD"). Each logic module 10" can be as shown in FIG. 4. Logic modules 10"-1 through 10"-n are connected in a carry chain that begins with the output signal of multiplexer 520. Multiplexer 520 is

25   controllable by programmable RAM cell 522 to output either a cin signal (e.g., from the end of another carry chain) or the output signal of programmable RAM cell 524 (which can be programmed to output either 1 or 0). This circuitry therefore allows the carry chain

30   through depicted logic modules 10"-1 through 10"-n to begin with either a carry in signal from another source or a fixed value that can be either 0 or 1. Circuitry 510 is shown as also including interconnection

circuitry 530 (e.g., programmable interconnection circuitry) and other circuitry 540 (e.g., more logic modules, memory blocks, input/output circuitry, etc.). Interconnection circuitry 530 exchanges signals with

5      and routes signals between or among logic modules 10" and other circuitry 540.

[0039]     FIG. 6 illustrates a PLD 510 of this invention in a data processing system 602. Data processing system 602 may include one or more of the

10     following components: a processor 604; memory 606; I/O circuitry 608; and peripheral devices 610. These components are coupled together by a system bus or other interconnections 620 and are populated on a circuit board 630 (e.g., a printed circuit board) which

15     is contained in an end-user system 640.

[0040]     System 602 can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the

20     advantage of using programmable or reprogrammable logic is desirable. PLD 510 can be used to perform a variety of different logic functions. For example, PLD 510 can be configured as a processor or controller that works in cooperation with processor 604. PLD 510 may also be

25     used as an arbiter for arbitrating access to a shared resource in system 602. In yet another example, PLD 510 can be configured as an interface between processor 604 and one of the other components in system 602. It should be noted that system 602 is only

30     exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.

[0041]     Various technologies can be used to implement PLD 510 having the features of this invention, as well

as the various components of those devices.  For
example, the invention is applicable to both one-time-
only programmable and reprogrammable devices.

[0042]    It will be understood that the forgoing is
5    only illustrative of the principles of this invention,
and that various modifications can be made by those
skilled in the art without departing from the scope and
spirit of the invention.  For example, any number of
logic modules 10" can be provided on PLD 510.  XOR
10    circuitry can be implemented by an XOR gate or any
logically equivalent combination of elements.  Although
ripple carry is assumed in the discussion herein, it
will be understood that the invention is equally and
straight-forwardly applicable to other types of carries
15    such as block carry.